One of the major challenges in processing machine learning (ML) algorithms is the memory bandwidth bottleneck. Inmemory acceleration has the potential to address this problem. However, a solution based on in-memory acceleration needs to address two challenges. First, in-memory accelerators should be general enough to support a large set of different ML algorithms. Second, the solution should be efficient enough to utilize the bandwidth while meeting the limited power and area budgets of the logic layer of a 3D-stacked memory. We observe that previous work fails to simultaneously address both challenges.
INTRODUCTION
Machine learning (ML) is set out to revolutionize the way that the individuals and the society interact with and utilize the machines. These advances; however, are predicated on delivering high-performance platforms for training models during the training phase. The trained model, then, is used to evaluate unseen data, a.k.a., the inference phase. Training ML models is significantly compute intensive and at the same time, puts a lot of pressure on the memory [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] . Given these characteristics, in-memory acceleration [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] is a natural fit for accelerating ML algorithms.
By advent of 3D-stacked memories [21] [22] [23] [24] [25] , in-memory acceleration [6, 8, 9, 11, 12, [14] [15] [16] [17] [18] [19] [20] becomes a feasible solution. Various pieces of inspiring work have devised in-memory accelerators for ML algorithms but mostly focused on the inference phase [6, 8, 9, 12, [14] [15] [16] [17] [18] 26] or training phase of special kinds of ML algorithms [11] that can be done by exploiting compute units of the inference phase, i.e., multiplyaccumulator (MAC) units.
An ideal in-memory accelerator for training ML algorithms should be (1) general to support different kinds of ML algorithms, as there are variations in the compute patterns of different ML algorithms, and (2) efficient to capture the available bandwidth of 3D-stacked memories [21] [22] [23] , while meeting the limited power and area budgets of these memories. We observe that previous work limits the potential capability of in-memory accelerators as none of them provides all the necessary features (see § 2 for more detail). As an example, integrating general-purpose units [27] inside the 3D-stacked memory only captures up to 16% of the available bandwidth (see § 2 for more detail).
We set out to explore an in-memory acceleration with heterogeneous compute units to support a wide range of ML algorithms. Investigating a wide range of popular ML algorithms, we observe that ML algorithms exploit common compute patterns, in which, each pattern can be executed on a specialized compute unit with low area and power overheads. The combination of these compute units can execute any type of ML algorithms. Constrained by the limited area and power budgets of a 3D-stacked memory, even these highly optimized compute units capture only 47% of the memory bandwidth (see § 2 for more details). Although the captured bandwidth is much larger than that of the general-purpose units, it is still lower than the total available bandwidth. We conclude that in-memory accelerators, alone, cannot utilize the whole available bandwidth even if we use light-weight compute units due to the limited area and power budgets of the 3D-stacked memory.
To capture all the available bandwidth, we aim to enable a split execution between the light-weight heterogeneous in-memory engines and an out-of-the-memory compute platform. We observe that existing 3D interfaces can transfer about 63% of the internal bandwidth to an out-of-memory compute platform [21, 22] . Inside the memory, we integrate as many compute units as the area and power budgets allow to capture the 3D-stacked memory bandwidth. We drive an outof-the-memory compute platform by the unused portion of the bandwidth. To fully utilize the two platforms, we observe that ML algorithms are composed of many parallel regions, which facilitate execution of ML algorithms over the two platforms, in-memory accelerators and an out-of-the-memory platform, with minimal inter-communications.
ORIGAMI 1 is a hardware-software solution that combines compute patterns with a heterogeneous set of in-memory accelerators, and splits the execution over the in-memory accelerators and an out-of-the-memory platform. ORIGAMI translates the common compute patterns of different ML algorithms into heterogeneous compute engines that should be integrated on the logic layer of 3D-stacked memories. Moreover, ORIGAMI efficiently distributes parts of the computation of an ML algorithm to an out-of-the-memory compute platform to capture all of the available memory bandwidth provided by a 3D-stacked DRAM.
This paper makes the following contributions: • We extract common compute patterns and parallelism types of a set of different ML algorithms.
• We propose ORIGAMI that benefits from a set of heterogeneous in-memory accelerators derived from the identified compute patterns, and splits the computation over the inmemory accelerators and an out-of-the-memory compute platform using the identified parallelism types.
• We show that ORIGAMI outperforms the state-of-the-art solution in terms of performance and energy-delay product (EDP) by 1.5× and 29× (up to 1.6× and 31×), respectively. Moreover, ORIGAMI is within a 1% margin of an ideal system, which has unlimited compute resources on the logic layer of a 3D-stacked memory.
MOTIVATION
There are two phases in processing ML algorithms: (1) a training phase that optimizes the model parameters over a training dataset, and (2) an inference phase where the trained model is deployed to process new unseen data. While both phases are computationally intensive, the training phase demands more compute resources due to two reasons. First, the training phase is a superset of the inference phase. The inference phase just includes multiply-accumulator (MAC) operations, but the training phase, which optimizes different objective functions, includes more operations like non-linear operations. Second, to achieve high accuracy for the trained model, ML algorithms require copious amounts of processing power to iterate over vast amounts of training data [1] [2] [3] [4] [5] 10] .
Intrinsic parallelism of ML algorithms has inspired both academia and industry to explore accelerating platforms such as FPGAs [27] [28] [29] [30] [31] [32] [33] , GPUs [34] [35] [36] [37] , and ASICs [1, 2, 5, 32, [38] [39] [40] [41] [42] [43] [44] [45] [46] [47] [48] [49] . However, the high memory footprints of ML algorithms limit the potential performance benefits of accelerations.
Memory Bandwidth Bottleneck
To keep compute resources busy, accelerators need to transfer huge amounts of data, which makes memory subsystem a serious bottleneck in terms of bandwidth and energy [1-18, 26, 27, 29, 37] . A large body of work has explored in-memory processing, built upon DRAM [45] , SRAM [50] , non-volatile memories [7, 10, 13] , and 3D-stacked memories [6, 8, 9, 11, 12, [14] [15] [16] [17] [18] 26] for performance improvements and energy savings.
Many pieces of prior work proposed in-memory accelerators that are built upon 3D-stacked memories, as these memories are commercialized (e.g., HMC [21, 22] ) and inmemory processing within them is feasible. 3D-stacked memories stack multiple DRAM dies on top of each other inside a package. These dies are vertically connected via thousands of low-capacitance through-silicon vias (TSVs) to a logic die in which the memory controllers are located. 3D memories use high-speed signaling circuits from the logic die to the active die (e.g., CPU, GPU, FPGA, etc.) out of the memory. Putting all together, 3D-stacked memories provide massive bandwidth with low access energy (3 to 5 times smaller) as compared to the conventional DRAMs.
Challenges of In-memory Acceleration
While in-memory accelerators have the potential to address the memory bandwidth bottleneck, they have two main challenges that should be addressed. First, there are many types of ML algorithms and an in-memory accelerator should be able to effectively accelerate them. Second, there is a significant constraint on the area and power usage of the logic die in 3D-stacked memories [7, 8, 10, 11, 13, 15, 24, 26, 51] .
To evaluate in-memory accelerators, we define two parameters: (1) Generality: how much the architecture is flexible to support different kinds of ML algorithms; (2) Efficiency: how much the architecture can utilize the available bandwidth subject to area and power constraints.
To achieve generality in accelerating a wide range of ML algorithms with different objective functions, an inmemory accelerator may use general-purpose execution units to execute different operations including various non-linear operations (e.g., Sigmoid) in the training phase. Generalpurpose execution units can provide generality. However, they are expensive in terms of area and power. On the other hand, to achieve efficiency, we need to integrate as many general-purpose execution units as needed to capture the whole available bandwidth.
Prior 3D-stacked based in-memory accelerators either support the inference phase [6, 8, 9, 12, [14] [15] [16] [17] [18] 26] or the training phase of special kinds of ML algorithms such as Convolutional Neural Network (CNN) [11] . As there is no previous in-memory accelerator that supports the training phase of different types of ML algorithms, we implement general-purpose units similar to those in prior work [27, 32] . Considering the available power and area budgets of 3D-stacked memories, these general-purpose units only capture 80 GB/s (16%) of the available bandwidth (out of 512 GB/s, more details in § 6.2). The captured bandwidth is much lower than the total bandwidth of 3D-stacked memories, which shows that general-purpose in-memory accelerators fail to utilize the available bandwidth.
Holistic In-memory Approach
To alleviate the bandwidth bottleneck and accelerate the training phase of a wide range of ML algorithms, we propose a holistic in-memory approach, called ORIGAMI, which satisfies both ML requirements and limitations of 3D-stacked memories. While we focus on accelerating the training phase of ML algorithms, the proposed idea can also be applied to the inference phase, as the training phase is a superset of the inference phase.
ORIGAMI benefits from low-overhead compute engines as in-memory accelerators on the 3D-stacked memory to capture as much 3D-stacked memory bandwidth as possible (240 GB/s of 512 GB/s). ORIGAMI uses the rest of the bandwidth (272 GB/s of 512 GB/s) to drive an out-of-thememory compute platform, which can be ASIC, GPU, FPGA, TPU, or any other types of compute platform.
We build ORIGAMI upon two key ideas: Pattern-Aware Execution. ORIGAMI exploits patternaware execution to accelerate different ML algorithms by light-overhead heterogeneous compute engines on the logic die of a 3D-stacked memory. First, ORIGAMI identifies these compute patterns. Second, ORIGAMI implements each compute pattern by a specific hardware unit, called compute engine, with low area and power overheads. The combination of these heterogeneous compute engines can accelerate different types of ML algorithms. Split Execution. 3D-stacked memories provide the active die with external bandwidth of up to 320 GB/s. This observation motivates us to integrate as many compute engines as possible on the logic die and feed the unused portion of the available bandwidth to the active die. The combination of accelerators on the logic die and the compute platform on the active die utilizes the whole 3D-stacked DRAM bandwidth.
To partition an ML algorithm efficiently between the inmemory accelerators and the out-of-the-memory platform, a partitioning algorithm should have three features. (1) Concurrency: Partitioned parts should be able to run simultaneously. Load Balancing: Partitioned parts should be proportional to the compute capabilities of the two platforms. Compute capabilities are limited by two factors. First, compute throughput that depends on the speed of hardware. Second, memory throughput that depends on the available memory bandwidth. To have all of these features, we observe that there are various parallelism types inside ML algorithms. ORIGAMI extracts three parallelism types from ML algorithms, that guarantee concurrency and minimum inter-communications. Then, ORIGAMI exploits an assignment algorithm to partition these concurrent parts based on the compute capabilities of the two platforms, that guarantees load-balancing.
We compare some prior work [11, 19, 20, 27, 33, 48, 49] in Table 1 . In-memory and Training columns show if the method uses an in-memory accelerator and targets the training phase, respectively. The other five columns show whether the method offers generality, split execution, concurrency, loadbalancing, and minimum inter-communications, respectively. As summarized in Table 1 , pieces of prior work that use inmemory accelerators [11, 19, 20] do not support execution of the training phase of different kinds of ML algorithms. While TABLA [27] is a general method to accelerate the training phase of ML algorithms, it suffers from memory bandwidth problem. Other pieces of work [20, 33, 48, 49] benefit from split execution but do not support acceleration of the training phase of different kinds of ML algorithms. Scalpel [48] , Proger PIM [20] , and Resource partitioning [33] ) execute only special parts of algorithms over multiple resources and run the rest on just one compute resource. Such techniques fail to provide concurrency and load balancing. Solutions such as partitioning ML algorithms based on the types of layers, e.g., Scaledeep [49] , which assign memoryintensive parts to the in-memory and compute-intensive parts to the out-of-the-memory platform, neglect the minimumintercommunications and do not always distribute the computation in a load-balanced manner. As shown in the table, none of prior work has all the required features. Table 1 : Characteristics of previous ML accelerators in supporting: in-memory acceleration (In-memory), training phase (Training), generality (Generality), split execution (Split), concurrency (Conc), load-balancing (L-B), and minimum intercommunications (Min I-C).
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PATTERN-AWARE EXECUTION
To accelerate different ML algorithms, one solution is to use general-purpose execution units. However, as we discussed in § 2, although general-purpose execution units (e.g., [27] ) can accelerate a wide range of ML algorithms, they utilize only a small fraction of the available memory bandwidth provided by a 3D-stacked memory due to their large area overhead. To address this problem, this work proposes to integrate light-weight accelerators in such a way that the power and area of the accelerators are much smaller that those of general-purpose accelerators, and at the same time, provide enough generality to accelerate different kinds of ML algorithms. Our key idea is to identify common compute patterns of different ML algorithms and map them to light-weight hardware accelerators.
Compute Patterns
We thoroughly examine the compute graphs of different ML algorithms and break the graphs down to several compute patterns. We observe that some of these compute patterns are common across different ML algorithms. Each ML algorithm has an objective function, (f), and a set of weights, (w), a.k.a, models, 2 that map the elements of an input vector, (X), to the output, (Y ), as shown in Equation 1.
The objective function is a cost function that measures the quantity of the distance between the predicted output and the actual output for the corresponding input dataset. Solving an optimization problem over the training data, ML algorithms minimize the objective function gradually. Stochastic Gradient Descent (SGD) is a widely-used algorithm to gradually minimize the objective functions [52] [53] [54] [55] [56] [57] [58] . Due to the popularity of SGD, in this paper, we consider SGD as the optimization algorithm, however, our work is general to consider other optimization algorithms as well. 
SGD updates W (t) , by computing W (t+1) , in the reverse direction of the gradient function, ∂ ( f ), which speeds minimizing the objective function. ML algorithms use the updated weights with other m input vectors during the next iterations. Parameter µ is the learning rate of the ML algorithm. Considering the objective functions and parameters of different ML algorithms, we extract four types of compute patterns in the compute graphs of different ML algorithms. The combination of these compute patterns optimizes the objective function. Three types of these compute patterns are common among different ML algorithms, and one of them is algorithm dependent.
• Common Compute Patterns. 1. REDUCTION Compute Pattern. The first compute pattern of different ML algorithms calculates the dot product of the input vector, (X), and the weight vector, (W). We refer to this dot product,
This compute pattern is needed to compute the predicted output. 2. COMPARATOR Compute Pattern. The predicted output of an ML algorithm is compared against a threshold or the known output, (Y), usually using a subtractor operation. We refer to this compute pattern as COMPARATOR. Using this compute pattern, the output of the objective function, delta, is calculated. 3. OPTIMIZATION Compute Pattern. Using an optimization method, an ML algorithm updates the models to minimize the output of the objective function, delta. This compute pattern, W (t+1) = W (t) − µ × delta, is referred to as OPTIMIZATION.
• Algorithm-Dependent Compute Pattern. In addition to the aforementioned compute patterns, some ML algorithms need to perform extra operations in their objective functions to calculate the predicted output and the delta value. These extra operations differ from one ML algorithm to another, and include basic operations (e.g., −, +, * , <, and >) and non-linear operations (e.g., Sigmoid, Gaussian, Sigmoid Symmetric, and Log). We refer to this compute pattern as algorithm-dependent (a.k.a, SPECIAL). Table 2 shows the compute patterns of the ML algorithms that we considered. For example, the compute patterns of LogReg, as shown in Figure 1 , include REDUCTION ( 1 ), SIGMOID ( 2 ), COMPARATOR ( 3 ), and OPTIMIZATION ( 4 ). This table shows that different ML algorithms have common compute patterns, REDUCTION, COMPARATOR, and OPTI-MIZATION. Note that LonReg has the same compute patterns as 2D-Reg. The reason is that LogReg and 2D-Reg exploit the same objective function to optimize one-dimensional and two-dimensional models, respectively.
Light-Weight Compute Engines
Compute patterns in the compute graphs of ML algorithms can easily be mapped to a set of heterogeneous compute engines such as REDUCTION UNIT, COMPARATOR UNIT, OPTIMIZATION UNIT, and NON-LINEARITY UNIT, where the compute engines are customized to execute one particular compute pattern efficiently. Each compute engine (accelerator), as shown in Figure 2 , is named after its corresponding compute pattern.
Reduction Compute Engine (REDUCTION UNIT).
To perform REDUCTION compute pattern, we need an array of multipliers, along with an arrangement of adders to accumulate the products into one final output. REDUCTION UNIT compute engine, k/RU, is an array of k multipliers, each evaluating the product of x i and w i , followed by as many adders as required to aggregate the sum of all the products into one final output, and save the output in the sum register. Figure 2 1 shows a REDUCTION UNIT of size 8, '8/RU', in which eight multiplications are performed, and the products are accumulated using several levels of adders. Comparator Compute Engine (COMPARATOR UNIT). COMPARATOR UNIT, labeled as 2 in Figure 2 , performs a subtraction between the predicted output, PO, and the expected output, EO, and generates a difference to be used for updating the models. Optimization Compute Engine (OPTIMIZATION UNIT). OPTIMIZATION UNIT, labeled as 3 in Figure 2 , is a serial chain of two multiplier units and a subtractor unit, which updates an element of the model array. To update n weights, we need to integrate n instances of the OPTIMIZATION UNITs.
Non-Linearity Compute Engine (NON-LINEARITY UNIT).
The last compute pattern, SPECIAL, is algorithm-specific and mostly performs non-linear operations. Linear operations of SPECIAL are performed by other compute engines. Regarding the non-linear operations, one realization of this accelerator is a general-purpose ALU that has a special unit for non-linear operations. However, this realization is expensive in terms of area and power.
To address this problem, we borrow the idea of implementing non-linear functions using lookup tables from prior work [59] [60] [61] [62] but instead of lookup tables, we use the diestacked DRAM to hold the outputs of non-linear functions. This is mainly because the area and power budgets of the 
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SPLIT EXECUTION
As the area and power budgets of the logic layer of 3D-stacked memories are limited, in-memory accelerators cannot utilize the whole bandwidth offered by 3D-stacked DRAM even if we use light-weight compute engines. One way to address this limitation is to use out-of-the-memory resources on the active die in parallel with the in-memory accelerators. The out-of-the-memory resource can be ASIC, GPU, FPGA, TPU, or any other types of compute platforms. To this end, we need to split the execution on two platforms. Moreover, split execution offers performance improvement if both platforms are fully utilized and inter-platform communications are minimal.
Analyzing the compute graphs of ML algorithms, we set out a platform-aware partitioning mechanism. We observe that there are three different types of parallelism inside ML algorithms. Based on these parallelism types and the specifications of the two platforms (heterogeneous accelerators on the logic die and the out-of-the-memory compute platform), we partition the compute graph over the platforms to maximize resource utilization with minimal inter-platform communications.
Parallelism Types
We observe that there are up to three types of parallelism, as shown in Figure 3 , in the compute graph of an ML algorithm. 1. Model_level parallelism. Some ML algorithms optimize more than one weight array and each weight array works on completely distinct data arrays. For example, Recommender Systems (Reco) algorithm optimizes two independent weights: movie_feature and users_feature. Thus, its compute graph consists of independent compute subgraphs, labeled 1 in Figure 3 . 2. Partial_level parallelism. The weight arrays of some ML algorithms such as Recommender Systems (Reco), 2D-Regression (2D-Reg), and Back-propagation (BProp) have more than one dimension, W ji ; i ∈ [0, k) and j ∈ [0, n) where n>1. In such cases, the compute graph consists of up to n independent compute subgraphs. These compute subgraphs work on all elements of an input array and a portion of the elements of the weight array as labeled 2 in Figure 3 . With this type of parallelism, we can create two subgraphs that work on two distinct portions of the weight array,
There is an internal parallelism in the REDUCTION and OPTIMIZATION compute patterns as they operate on the weight and input arrays, W i and X i where i ∈ [0, k). As shown by the compute subgraphs labeled 3 in Figure 3 , these compute patterns can be broken into two parts, which operate on distinct elements on input and weight arrays. While the two parts in the OPTIMIZA-TION compute pattern are independent of each other, the two parts of the REDUCTION compute pattern generate partial sums that need to be aggregated (i.e., inter-platform communications). To benefit from this source of parallelism, we partition the input and weight arrays into two parts. The REDUCTION compute pattern can be executed on both partitions in parallel on the two platforms. When the two partitions are executed, the two results are aggregated. To minimize the inter-platform communications, the OPTI-MIZATION computation will be executed on the same two partitions at each platform. As ML algorithms always include REDUCTION and OPTI-MIZATION compute patterns, our analysis reveals that there is at least one source of parallelism in an ML algorithm (while some algorithms benefit from two or even all three sources of parallelism).
Platform-Aware Partitioning
Using the three types of parallelism, we partition an ML algorithm using Algorithm 1. The partitioning algorithm receives the compute graph, G, and the specifications of the two platforms (in-memory and out-of-the-memory, labeled as MEM and External in the algorithm, respectively), and statically partitions the compute graph into two subgraphs to be assigned to the two platforms. The partitioning algorithm attempts to maximize the resource utilization using two key ideas: (1) minimizing inter-platform communications, and (2) splitting the execution over the two platforms in a loadbalanced manner. As a result, the algorithm makes sure that the two platforms finish their execution at about the same time. The static nature of the partitioning algorithm relaxes the hardware control unit from the overhead of runtime load balancing. The platform-aware partitioning algorithm follows two steps:
• Minimizing inter-platform communications. First, we extract all the available types of parallelism in an ML algorithm. Second, out of the available types of parallelism, we pick the best one to partition the compute graph into two subgraphs (line 5). The model_level parallelism has the highest priority as it includes two independent subgraphs working on different weights and inputs. The next priority belongs to the partial_level parallelism in which the compute graph is divided into two independent subgraphs working on distinct parts of the weight array.
The partial_level parallelism has lower priority than the model_level parallelism. Unlike model_level parallelism, in partial_level parallelism, the two partitions operate on the same input. The block_level parallelism has the lowest priority because it requires inter-platform communications, while the other two types of parallelism (i.e., model_level and partial_level) have no inter-platform communications.
• Providing load-balanced partitioning. To offer a loadbalanced partitioning between the two compute platforms, we set the size of each partition (subgraph) based on the throughput of the corresponding platform (lines [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] . To this end, we calculate the throughput of a platform using Equation 3:
For memory bandwidth, we assign as much bandwidth as needed to the heterogeneous compute engines on the logic die. The rest of the bandwidth is given to the out-of-thememory platform. To calculate the compute bandwidth, we use Equation 4:
where I i j indicates the number of inputs of the i th resource, data size indicates the size of each input in byte, and frequency is the operating frequency of the platform (lines 7-9). Assume that a platform has a 1 GHz frequency, 320 GB/s memoryBW, and 1000 32-bit multipliers. Its compute bandwidth is 8 TB/s (1000 × 2 × 4 × 1) and its throughput is 320 GB/s. To offer a load-balanced partitioning, we partition the compute graph of an ML algorithm based on the throughput ratio of the two platforms, rateT hroughput. 1. Block_level parallelism. We divide k weights into two parts with proportion to rateT hroughput, (k = num1+num2; num1 = rateThroughput × num2), (lines 12-15). 2. Partial_level parallelism. We divide the second dimension of the weight array, which its size is n, into two parts with the size of n 1 and n 2 in proportion to rateT hroughput, ( n = n 1 + n 2 ; n 1 = rateT hroughput × n 2 ) (lines 16-19). 3. Model_level parallelism. We sort the independent models based on their size. Starting from the largest, we assign models, one by one, to the platform with larger throughput till partitioning ratio becomes rateT hroughput. As with the model_level parallelism, we only have coarse-grained partitioning ability (i.e., assign the whole model to a platform), the ratio of partitioning might not exactly become rateT hroughput. Consequently, after model_level partitioning is done, we apply other types of available parallelism (e.g., block_level or partial_level) to change the ratio to rateT hroughput. 
ORIGAMI
We propose a heterogeneous split architecture for inmemory acceleration of ML algorithms, called ORIGAMI. ORIGAMI is a holistic approach that benefits from pattern and split executions to accelerate different ML algorithms over a set of heterogeneous compute engines on the logic die and a compute platform on the active die. ORIGAMI is a hardware-software solution that spreads at different abstraction levels including programming layer ( § 5.1), compiler layer ( § 5.2), architecture layer ( § 5.3), and hardware layer ( § 5.4). Figure 4 shows the main components of ORIGAMI. Figure 4 : ORIGAMI Workflow.
Graph Extractor
High-Level Specification
Computation Graph
Pattern Extractor
Programming Layer
The programming layer includes a programming interface and a graph extractor unit to translate the high-level specification of an ML algorithm to its corresponding compute graph, as shown in Figure 4 , labeled 1 .
Programming Interface. Programming interface receives a high-level specification which includes learning parameters, data declaration, and mathematical declaration of an ML algorithm. The learning parameters include the learning rate and the number of features. The data declaration specifies various types of data such as the training input vectors (a.k.a., input or model_input), the real outputs (a.k.a., model_output), and the weights (a.k.a., model_parameters or model). The mathematical declaration specifies how the objective function of the ML algorithm is computed, using mathematical operations, to update the weights. The mathematical operations can be expressed in three categories: (1) basic operations, such as −, +, * , <, >, (2) group operations, such as ∑, , Π, and (3) non-linear operations, such as Sigmoid, Gaussian, Sigmoid Symmetric, and Log.
Graph Extractor. By receiving the high-level specification of an ML algorithm, the graph extractor unit extracts the corresponding compute graph.
Compiler Layer
At the compiler layer, ORIGAMI performs five operations: (1) extracts compute patterns, (2) detects parallelism types, (3) partitions the compute graph into two load-balanced parts with minimum inter-part communications, (4) assigns each part to a compute platform, and (5) schedules the execution of the algorithm over the two platforms. Managing these goals at the compiler layer alleviates the runtime overhead and facilitates management of the simultaneous execution, which simplifies the control mechanism in the 3D-stacked memory. Compiler layer consists of two key components, as shown in Figure 4: 2 Pattern extractor passes three steps: (1) it creates three pattern subgraphs for the three common compute patterns, (2) it runs a pattern-matching algorithm, adopted from graph algorithms [63, 64] , to find all instances of these compute patterns in the compute graph. The remaining parts of the compute graph are instances of the SPECIAL compute pattern, and, (3) it clusters all nodes in each instance as a coarse-grained node in the pattern compute graph.
3 Partition analyzer detects the parallelism types in the pattern compute graph of an ML algorithm and partitions the graph into two parts to be executed on the heterogeneous compute engines on the logic die and an out-of-the-memory compute platform (i.e., FPGA in this paper 3 ). Partition 3 ORIGAMI is general and can benefit from different kinds of outof-the-memory compute platforms such as FPGA, GPU, and etc. Without loss of generality, in this work, we assume that the compute platform on the active die is an FPGA. We use FPGA as an example analyzer follows Algorithm 1 to split the pattern compute graph into two load-balanced partitions with minimum interplatform communications.
Architecture Layer
The code generator uses our proposed instruction set architecture (ISA) to prepare executable code and static scheduling for the heterogeneous compute engines.
ISA
The proposed ISA is a RISC instruction set that consists of two flags, two types of registers, computation and synchronization, and three types of instructions, communication, computation, and synchronization. The input and output of each compute engine is hardwired to a dedicated computation register. In addition to computation registers, there are two registers for synchronizing the execution of the compute engines and the out-of-the-memory platform.
Communication Instructions transfer data from memory locations to registers and vice versa (mov %src, %des).
Computation Instructions use the compute engines to perform computation in the 3D-stacked memory. There are three computation instructions: 1. reduce %Num: enables the Num th REDUCTION compute engine to operate on its input registers and store the results in the output register. 2. comparator %Num: enables the Num th COMPARATOR to operate on its input registers and store the results in the output register. 3. optimization %Num: enables the Num th OPTIMIZA-TION compute engine to operate on its input registers and store the results in the output register. Synchronization Instructions. Synchronization instructions handle the required interactions between the two compute platforms.
ORIGAMI utilizes three parallelism types to split the execution of the compute graph over the two platforms. With model_level and partial_level parallelism types, there is no inter-communications between the two compute platforms, hence, there is no need for synchronization. However, with block_level parallelism type, as shown in Figure 3 , there is a need for inter-communications between the two platforms. In block_level, the heterogeneous compute engines on the logic die execute a part of the reduction and optimization compute pattern, while the out-of-the-memory compute platform executes the rest. With the reduction compute pattern, the partial sum of the two platforms need to be aggregated. The optimization compute engine cannot start the execution until the two partial sums are aggregated. For this purpose, one platform (called master) is in charge of aggregating the partial sums and generating the final result, while the other platform (called slave) should transfer its partial sum to the master. When master is done with its partial sum, it needs and leave examination of other platforms for the future work.
to wait to receive the partial sum of the slave. Receiving the partial sum, the master aggregates the partial sums and sends the final result to the slave, which is waiting for the result to start execution of the optimization compute pattern.
To this end, the proposed ISA uses two flags, M_ready and S_ready, two synchronization registers, M_delta and S_psum, and three instructions, check, set, and wait. Without loss of generality, we assume that the out-of-the-memory compute platform is the master. 1. set %f: sets the value of flag %f.
After preparing the partial sum, the in-memory controller should write the partial sum to S_psum and set S_ready by the set instruction. The master should check the S_ready flag and reads the partial sum from S_psum when the flag indicates it is ready. 2. wait %f: waits for the flag %f to set.
The in-memory controller should wait for the M_ready to set and then read the value of M_delta register. The master computes the delta, which is needed for the optimization compute pattern, writes it to M_delta register, and sets the M_ready flag. 3. clr %f: resets the value of flag %f.
Static Scheduling
Code generator unit receives the part of the compute graph that needs to be executed on the heterogeneous compute engines on the logic die, and transforms it into a sequence of instructions to be executed by the in-memory controller, as we explain in §5.4.
Hardware Layer
ORIGAMI adds a set of heterogeneous compute engines and an in-memory controller to the logic die of a 3D-stacked memory. In-memory controller is a light-weight unit that executes the instructions of §5.3.1.
EVALUATION
Experimental Setup
Benchmarks and Datasets. Table 3 summarizes the set of benchmarks that are used for evaluation of ORIGAMI, and their descriptions including model topology, number of features, and number of input vectors. To evaluate the sensitivity of ORIGAMI's performance improvement to the size of the model used by a given ML algorithm, we use two distinct models (shown as M1 and M2 in Table 3 ) for each evaluated benchmark. The benchmarks include the state-of-the-art ML algorithms. The Back-propagation (BProp) algorithm trains models to detect handwritten digits [65, 66] and speech [67] . The Linear Regression (LinReg) algorithm is widely used in finance and image processing to predict prices [68] and texture of images [69] . The Logistic Regression (LogReg) algorithm trains models to detect tumors [70] , and cancer [71] . The Support Vector Machine (SVM) algorithm is used in computer vision and medical diagnosis domains to detect human faces [72] and cancer [73] . The Recommender Systems (Reco) algorithm is widely used in processing movie datasets such as Movielens datasets [74, 75] and the Netflix Prize datasets [76] . The 2D-Regression (2D-Reg) algorithm trains models to detect different kinds of tumors [77] and cancers [73] .
FPGA Platform. We evaluate ORIGAMI in the context of a 3D-stacked memory on top of an active die that includes a Virtex UltraScale+ (DS923) VU13P FPGA. Table 4 reports the key FPGA parameters. We synthesize the hardware in the FPGA platform with Vivado Design Suite v2017.2 to extract the FPGA design parameters. ASIC Implementation. We use Synopsys Design Compiler (L-2016.03-SP5) and TSMC 45-nm standard cell library at 313 MHz frequency, the frequency of HMC stacked memory [11, 21, 22, 78] , to synthesize the accelerators and obtain the area, delay, and energy numbers. We use CACTI-P [79] to measure the area and power of the registers and on-chip SRAMs. Memory Model. The 3D-stacked memory is modeled after an HMC stacked memory [11, 21, 22, 78] . Each vault delivers up to 16 GB/s bandwidth to the logic die and 10 GB/s bandwidth to the active die [21, 22] . The available area to accelerators in each vault is 1.5 mm 2 [6, 21] . We extract the 3D-stacked memory model parameters from the data sheet [21] . Table 4 reports the parameters of the memory model used in our evaluations. Cycle-Level Simulation. Using the ASIC and FPGA synthesis numbers and the configurations of the memory models, we develop a cycle-level architectural simulator to measure the performance and energy consumption of ORIGAMI. The ORIGAMI simulator includes the timing of the memory accesses and faithfully models the parameters of the ASIC and FPGA implementations. Table 5 lists the major microarchitectural parameters of ORIGAMI. Comparison Metrics. We evaluate benefits of ORIGAMI with six ML algorithms, listed in Table 3 , in terms of performance and energy-delay product (EDP). Comparison Points. We compare six different platforms, namely (1) FPGA, (2) PIM-GU, (3) PIM-CE, (4) OR I G A M I (our approach), (5) OR I G A M I-IIC, and (6) PIM-GU-Unlimited.
OR I G A M I represents our approach, in which, we use both the FPGA and the compute engines on the logic die of the 3D-stacked memory. ORIGAMI assigns as much of the internal bandwidth as possible to the compute engines and delivers the rest of the bandwidth to the FPGA (See Table 4 ). Table 5 also lists the available resources on the logic die that ORIGAMI uses for computation.
OR I G A M I-IIC evaluates an ORIGAMI which exploits an ideal inter-platform communications with no delay and bandwidth usage. The OR I G A M I-IIC exploits the same configuration as OR I G A M I. We use this comparison point to evaluate the effect of inter-platform communications' delay and bandwidth usage on ORIGAMI's effectiveness.
The state-of-the-art FPGA-based accelerator to train different ML algorithms is TABLA [27] . It has been shown that it outperforms GPU and CPU implementations [27] . We implement ALUs of TABLA in an FPGA connected to a 3D-stacked memory. We refer to this design as FPGA.
In-memory accelerators focus on the inference phase [6, 8, 9, 12, [14] [15] [16] [17] [18] 26] or the training phase of a restricted set of ML algorithms such as CNNs [11] . As there is no previous in-memory accelerator that supports the training phase of different types of ML algorithms, we compare ORIGAMI with a design that uses the general-purpose ALUs similar to those in prior work [27, 32] on the logic die of the 3D- stacked memory. We refer to this design as PIM-GU. To understand the limitations of previous in-memory accelerator, we compare the results to an ideal but impractical platform, PIM-GU-Unlimited, with enough general-purpose ALUs on the logic die of the 3D-stacked memory to fully utilize the available bandwidth. PIM-CE evaluates an ORIGAMI which only benefits from the compute engines on the logic die. We use this comparison point to show the importance of split execution. Moreover, this comparison point shows the effectiveness of heterogeneous compute engines as compared to general-purpose ALUs. Table 6 shows the specifications of ORIGAMI accelerators and the ALU of prior work [27, 32] . The table shows that we can only include 32 ALUs on the logic die, as the area of one ALU is 1.2 mm 2 and the available area in a single vault is 1.5 mm 2 . Consequently, PIM-GU exploits 80 GB/s of the available bandwidth. 
Experimental Results
Performance Analysis. To evaluate the effect of ORIGAMI on accelerating the training phase of ML algorithms, we measure the execution time across the evaluated benchmarks. Figure 5 shows the speedup (higher is better) of different platforms with respect to FPGA. We make four key observations. and OR I G A M I effectively hides the delay overhead. Fourth, PIM-CE outperforms PIM-GU by 2.9×, which shows the effectiveness of the heterogeneous compute engines as compared to general-purpose units. Moreover, ORIGAMI combines heterogeneous compute engines with split execution to capture the whole available bandwidth, and hence, outperforms PIM-CE by 2.1×. Energy Analysis. We measure energy-delay product (EDP) of all benchmarks on all compute platforms. Figure 6 shows the normalized EDP reduction (higher is better) of the compute platforms, normalized to FPGA.
We make four key observations. First, OR I G A M I outperforms FPGA by 29×, on average (up to 31×). It is due to two reasons: (1) in OR I G A M I, a portion of data communications is local, as it executes a portion of computations inside the 3D-stacked memory, and (2) OR I G A M I exploits light-weight compute engines in both in-memory and out-of-the-memory platforms, which consume less energy than the generalpurpose ALUs of FPGA. Second, EDP of OR I G A M I is 86.1× and 2.1× lower than PIM-GU's and PIM-GU-Unlimited's, respectively. Although PIM-GU and PIM-GU-Unlimited perform all the communications and computations inside the 3D-stacked memory, their general-purpose ALUs consume more energy than compute engines of OR I G A M I. Third, PIM-CE outperforms both PIM-GU and PIM-GU-Unlimited 1.6X
Figure 5: Speedup of the competing compute platforms over FPGA. Figures 8 and 9 show the effect of different parallelism types (i.e., block_level, partial_level, and model_level) on the speedup and EDP across the evaluated benchmarks. The first bar, block_level, shows the results when only block_level parallelism is enabled. The second bar, partial_level, shows the speedup and EDP when both block_level and partial_level parallelism types are enabled. Finally, the last bar, model_level, illustrates the results when all three parallelism types (the default mode in OR I G A M I) are enabled. We make three observations. First, by enabling block_level parallelism, OR I G A M I outperforms FPGA in terms of speedup and EDP, by 1.52× and 25.24×, on average, respectively. It is due to the fact that all benchmarks benefit from the block_level parallelism, thus by leveraging block_level parallelism, OR I G A M I splits the execution over both compute engines in 3D-stacked memory and the out-of-the-memory FPGA platform. Out of twelve benchmarks, six benchmarks (LinReg (M1), LinReg (M2), LogReg (M1), LogReg (M2), SVM (M1), and SVM (M2) have only block_level parallelism. Thus, these benchmarks see no speedup or improvement in EDP by enabling partial_level and model_level parallelism types.
Second, by enabling both block_level and partial_level, on average, OR I G A M I achieves 1.56× and 28.10× improvement in execution time and EDP over FPGA . BProp, Reco, and 2D-Reg achieve higher speedup and lower EDP over block_level. As an example, partial_level improves the speedup and EDP of BProp by ≈10% and 26.75%, respectively, over block_level.
Third, by enabling all three parallelism types, OR I G A M I improves speedup and EDP of Reco by 1.6× and 31.0×, on average, respectively, over FPGA . Other benchmarks do not have model_level parallelism and achieve no improvements by enabling model_level. Reco has two independent models and achieves the highest speedup and the lowest EDP by Geomean  M1  M2  M1  M2  M1  M2  M1  M2  M1  M2 M1 M2 Figure 9 : EDP sensitivity to the three parallelism types.
model_level. model_level improves the speedup and EDP reduction of Reco as compared to other parallelism types by 6% and 1.50×, on average, respectively. Although BProp includes three models, they are not independent, thus, BProp does not have model_level parallelism. These results asserts the importance of exploring various types of parallelism to fully benefit from OR I G A M I.
RELATED WORK
Our proposal, ORIGAMI, is fundamentally different from prior work in the following directions: (1) ORIGAMI extracts compute patterns of ML algorithms and translates them into heterogeneous compute engines on the logic die of a 3D-stacked memory, (2) ORIGAMI splits execution of ML algorithms over the heterogeneous compute engines and an outof-the-memory compute platform to utilize all the available bandwidth, and (3) ORIGAMI exploits an optimization algorithm to split the computation of ML algorithms between two platforms in a load-balanced manner and with minimum interplatform communications to maximize resource utilization.
There has been a wealth of architectures for in-memory accelerators that integrate logic and memory onto a single die to enable higher memory bandwidth and lower access energy [1, 2, 5-7, 9-14, 16-20, 27-31, 34-47, 80] . Most of these in-memory architectures accelerate the inference phase of ML algorithms, some of in-memory accelerators, such as Neurocube [11] and Proger PIM [20] , accelerate both the training and inference phases, only target CNNs and do not work for other ML algorithms.
Prior work exploits ASIC [1, 2, 5, [38] [39] [40] [41] [42] [43] [44] [45] [46] [47] , GPU [34] [35] [36] [37] , FPGA [27] [28] [29] [30] [31] , and multi-computing-node [47, 80] platforms to accelerate ML algorithms. While effective, these techniques do not benefit from in-memory processing. Some prior work used split execution to accelerate ML algorithms. Shen, et al. [33] partitioned FPGA resources to process different subsets of convolutional layers of CNNs. Scalpel [48] customizes DNN pruning over SIMD-aware weight pruning and node pruning. Park, et al. [32] distribute only the optimization part of the training phase of different ML algorithms over FPGA and n ASIC units. Consequently, their technique does not offer load balancing. Scaledeep [49] uses heterogeneous processing tiles that are customized for compute-intensive and memory-intensive parts of training DNNs. Proger PIM [20] uses CPU, fixed-function PIM and a programmable PIM unit for training different CNN models. These techniques are fundamentally different from our proposed technique since none of them is in-memory processing and they do not offer all the necessary features needed for an efficient in-memory processing.
CONCLUSION
During the training phase, ML algorithms process large amounts of data, iteratively, which consumes significant bandwidth and energy. Although in-memory accelerators provide high memory bandwidth and consume less energy, they suffer from lack of generality or efficiency. We propose ORIGAMI, a holistic approach that exploits heterogeneous compute engines on the logic die to efficiently cover a wide range of ML algorithms and splits the execution of ML algorithms over the in-memory compute engines and an out-of-memory compute platform to use all the available bandwidth. The evaluation results show that ORIGAMI outperforms the best-performing prior work, in terms of performance and energy-delay product (EDP), by up to 1.6× and 31×, respectively. ORIGAMI also improves average performance and energy efficiency by 1.5× and 21×, respectively.
